

PIN NAME	PIN	Power Domain	Pull-Up	Pull-Down	Function0		Function1		Function2		Function3		Function4		Function5		Function6		Function7		Function8		Pin Config		At Reset		At Reset (HA/Hz)		Pin State	
					Function0	Type	Function1	Type	Function2	Type	Function3	Type	Function4	Type	Function5	Type	Function6	Type	Function7	Type	Function8	Type	Drive Strength		At Reset	After Reset	At Reset (HA/Hz)	After Reset (HA/Hz)		
I2S_BCK	4	VDD_EXT	20KΩ 7K	40K	gpio_0	IO	spi_flash1_cs	O	spi_2_clk	O	i2s2_bck	IO	won_flag_bck	I	uart_txd_r	I			debug_bus_0	O	won_ext_m_bk_sck	O	2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
I2S_LRCK	5	VDD_EXT	20KΩ 7K	40K	gpio_1	IO	spi_flash1_cs	O	spi_2_cs_0	O	i2s2_lrck	IO	won_flag_lrck	I	uart_txd_r	O			debug_bus_0	O	won_ext_m_bk_sck	O	2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
I2S_DIN	6	VDD_EXT	20KΩ 7K	40K	gpio_2	IO	spi_flash1_sio_0	IO	spi_2_dio_0	IO	i2s2_din_i	I	won_flag_din	I	won_hat_bck	O			debug_bus_1	O			2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
I2S_DOUT	7	VDD_EXT	20KΩ 7K	40K	gpio_3	IO	spi_flash1_sio_1	IO	spi_2_dti_1	I	i2s2_dout_o	O	won_flag_dti	I	won_hat_rnd	I			debug_bus_2	O			2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
MAIN_DTR	30	VDD_EXT	20KΩ 7K	40K	gpio_4	IO	spi_flash1_sio_2	IO	spi_2_cs_1	O	pwr_out_0	O	won_flag_sdo	IO			i2c_m3_scl	IO	debug_bus_3	O	won_ext_m_bk_sdo	O	2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
MAIN_BCB	38	VDD_EXT	20KΩ 7K	40K	gpio_5	IO	spi_flash1_sio_3	IO	pwm_pwm_out	O	led_flash	I	won_uart_rs	O	won_uart_bck	O	i2c_m3_sda	IO	debug_bus_4	O	won_ext_m_bk_scl	I	2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
PSM_EINT	36	V_PAD_V18_RTC	20KΩ 7K	40K	gpio_8	IO	spi_1_clk_1	O	rtg_gpio_8	IO	lte_gpio_8	O			digit_gpio8_m_1	I	gpio_0	O					2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
AP_READY	19	V_PAD_V18_RTC	20KΩ 7K	40K	spi_flag_tck	I	sdmmc2_cmd	I/O	spi_1_cs_0	O	ssp_flag_tck	I	efdig_flag_tck	I	gpio_8	I/O							2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
SPI_CLK	26	V_PAD_V18_RTC	20KΩ 7K	40K	gpio_9	IO	spi_1_clk	O	rtg_gpio_9	IO	lte_gpio_9	O			gpio_1	O							2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
SPI_CS	25	V_PAD_V18_RTC	20KΩ 7K	40K	gpio_10	IO	spi_1_clk_0	O	lte_spi_cs	O					gpio_2	O							2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
PSM_IND	1	V_PAD_V18_RTC	20KΩ 7K	40K	spi_flag_tms	I	sdmmc2_data_1	I/O	spi_1_dti_1	I	ssp_flag_tms	I	efdig_flag_tms	I	gpio_10	I/O							2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
SPI_DOUT	64	V_PAD_V18_RTC	20KΩ 7K	40K	gpio_11	IO	spi_1_dio_0	IO	se_spi_sck	O					gpio_3	O							2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
NET_STATUS	21	V_PAD_V18_RTC	20KΩ 7K	40K	ss_flag_tdi	I	sdmmc2_data_2	I/O	spi_1_cs_1	O	ssp_flag_tdi	I	ssp_flag_tdi	I	gpio_11	I/O							2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
SPI_DI	88	V_PAD_V18_RTC	20KΩ 7K	40K	gpio_12	IO	spi_1_dti_1	I	lte_spi_edio	IO					gpio_4	O							2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
STATUS	28	V_PAD_V18_RTC	20KΩ 7K	40K	ss_flag_sdo	O	sdmmc2_data_3	I/O			ssp_flag_sdo	O			gpio_12	I/O							2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
MAIN_RI	39	VDD_EXT	20KΩ 7K	40K	gpio_13	IO	pwm_gpio_out	O															2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
I2C_SCL	40	VDD_EXT	20KΩ 18K	40K	gpio_14	IO	i2c_m2_scl	IO															2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
I2C_SDA	41	VDD_EXT	20KΩ 18K	40K	gpio_15	IO	i2c_m2_sda	IO															2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
MAIN_RTS	37	VDD_EXT	20KΩ 7K	40K	gpio_18	IO	uart_1_dti	I			zsp_uart_bck	O	won_uart_rnd	I	won_uart_dti	I							2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
MAIN_CTS	36	VDD_EXT	20KΩ 7K	40K	gpio_19	IO	uart_1_rts	O			zsp_uart_dti	I	uart_3_bck	O	won_uart_bck	O	won_uart_rts	O					2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
AUX_RXD	29	VDD_EXT	20KΩ 7K	40K	gpio_20	IO	uart_2_rnd	I	uart_3_rnd	I	zsp_uart_rnd	I	uart_3_dti	I	zsp_uart_rts	O			debug_bus_12	O			2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
AUX_TXD	27	VDD_EXT	20KΩ 7K	40K	gpio_21	IO	uart_2_bck	O	uart_3_bck	O	zsp_uart_bck	O	uart_3_rts	O	zsp_uart_dti	I			debug_bus_13	O			2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
W_DISABLE	18	VDD_EXT	20KΩ 7K	40K	gpio_22	IO	uart_2_dti	I	uart_3_dti	I	zsp_uart_dti	I	uart_3_rnd	I	zsp_uart_bck	O	zsp_uart_dti	I	debug_bus_14	O			2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
SIM1_DET	42	VDD_EXT	20KΩ 7K	40K	gpio_23	IO	uart_2_rts	O	uart_3_rts	O	zsp_uart_rts	O	uart_3_bck	O	zsp_uart_rnd	I	uart_3_dti	I	debug_bus_15	O			2468Ω		se+1,oe+0,apd	se+1,oe+0,apd	INPUT	L	INPUT	L
SIM2_CLK	46	V_SMC2	20KΩ 7KΩ 18K	50K	sm_2_clk	O	gpio_5	O	gpio_28	IO													2468Ω/101/215/172025/283032/3437/3942		se+0,oe+1,apd	se+0,oe+1,apd	OUTPUT	L	OUTPUT	L
SIM2_DAT	45	V_SMC2	20KΩ 7KΩ 18K	50K	sm_2_dti	IO	gpio_6	O	gpio_30	IO	uart_1_dti	I											2468Ω/101/215/172025/283032/3437/3942		se+0,oe+1,apd	se+0,oe+1,apd	OUTPUT	H	OUTPUT	H
SIM2_RST	44	V_SMC2	20KΩ 7KΩ 18K	50K	sm_2_rs	IO	gpio_7	O	gpio_31	IO	uart_1_rts	O											2468Ω/101/215/172025/283032/3437/3942		se+0,oe+1,apd	se+0,oe+1,apd	OUTPUT	L	OUTPUT	L